PGDCA Semester – I トルンにト 2の5
Paper No - 103. Logical Organization of Computer

Marks: 100

Time: 03 Hours

20 Q-1 Answer the following questions in brief Give the Full form of ALU, MICR 1. What do you mean by cache memory 2. Give the name of type of Flip-flop One KB =.....Bits 4. Explain terms: Volatile memory and non Volatile memory 5. Convert into Hexadecimal: (111111)₁₀ 6. Define: Computer 7. $(152)_{10} = (\dots, ?\dots)_2$ 9. List out any three input and output devices. 10. What is the function of control unit and ALU? OR Q-1 Answer the following questions in brief 20 What is ASCII Code? 1. 2. What is the use of Flash memory? 3. What is Counter? What is Boolean algebra? 4. 5. Give truth table of XOR and XNOR gate. What is the use of Parity bit? 6. 7. Define Truth table Which gates are known as universal gates? 8. What is Arithmetic circuit? Give any three name of arithmetic circuit. 10. Define: Pipeline 20 Q-2 Answer the following questions Explain CPU Organization in detail 1. Give the difference between Impact Printer and Non Impact Printer 2. 3. State and prove De Morgan's Law Explain Half adder with circuit OR 20 Q-2 Answer the following questions Write as short note on Instruction Execution Cycle 1. 2. Write note on I/O Devices. Explain Half Subtractor in detail 3. Give steps to convert from SOP to POS? Give Difference between SOP and POS. 20 Q-3 Answer the following questions Explain IC in detail 1. 2. Explain Encoder with diagram Preparing a Truth Table using Circuit: F1=X+Y'+Z'

Q-3	Answer the following questions		20
1.	Explain BCD Counter.	•	
2.	Write note on I/O Devices.		
3.	Explain T Flip Flop	•	
4.	Explain Multiplexer in detail		
Q-4	Attempt the following		20
1.	Explain Fundamental Gates		
2.	Explain RS flip-flop		
3.	Explain minterms and Maxterms		
4.	Explain 3 to 8 Line Decoder		
	OR		
Q-4	4 Attempt the following		
1.	What do you mean Register? Explain parallel Register		
2.	Simplify function and Draw circuit:		
	F = ABC'D + ABCD' + ABC'D' + ABCD + A'B'C'D'		
3.	Explain Bus Arbitration in Detail		
4.	Explain 1 bit – 4 line demultiplexer		
Q-5	[A] Do as Directed		16
	1. $(1001111)_2 = (?)_{10}$	2. $(746)_8$ =(?) ₂	
	3. $(101101)_2$ =(?) ₁₆	4. $(8291)_{10}$ = $(?)_{16}$	
	5. $(9AF)_{16}=(?)_2$	6. $(1089)_{10}=(?)_2$	
	7. $(AF12)_{16}=(?)_{10}$	8. $(1000.100)_2$ - $(1.1)_2$	*
	[B] Draw Circuit F=X'Y'Z+X'YZ+XY'		04
		OR	
Q-5	[A] Do as Directed		16
	$1.(11011)_2 + (1111)_2$	2. (741) ₁₀ =(?) ₂	
	3. $(AFCA)_{16} = (?)_2$	4. (11011010)/(101)	
	5. (1011.101) * (11)	$6. \ (1111111.10111)_2 = (?)_8$	
	7. $(6354)_8 = (?)_{16}$	8. 2's Compliment of (11001) ₂	
		1 - D2 1- AD2C	04
	[R] Draw Circuit $F = [(A + R)]$ (A	THRITHAD (V4